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Abstract: 
In this papa logical tells lUld algorithms are presented sup-
porting the design of pseudo-cxbaustivcly testable MuilS. 1be 
approach is based on real hardware segmentation, instead of 
path-scn5itiring. The developed cds segment the entil'c circuits 
mto exhaustively testable parts, and the presented algorithms 
place thcsc cells, under" the objective 10 minimize the hardware 
0'''''''''-
1be approach is completely compatible with the usual LSSD--
rules. The analysis of the well-known benchmaIk cin:uits shows 
only lime additional hardware com. 
Keywords: Pseudo-exhaustive leSt. automatic design fOf" tCSta-
bility. 
1. Introduction 
The pseudo-exhaustive test, sometimes called verification test, 
retains almoSt all benefits of lUl exhaustive test, wbcreas the 
complexity is miuccd in manycasc.s [McBoSI]. 
For a primary output 0 of a combinational Muit, the cone Co is 
the minimal subc~t containing all nodes, which arc on a path 
to 0 (fig. I). 
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figure I' Cones of outputs 01 and 02. 
A cone is tested by enumerating all patterns at its primary inputs. 
1be sum of all these patterns is smaller than an exhaustive test, if 
the cones are SUffiClClltiy small. The total sile t of a pseudo-
exhaustive test set is estimated by die inequation 
2t :!O tSm · 2t. (I ) 
where e. is the maximal number of inputs of the cones, and m is 
the number of primary outputs. This test strategy is also appli-
cable to sequential cireuits. if a scan path is integrated An obvi-
ous advantage is the high fault coverage, within a cone all com-
binationally raulty functions are detected. A faulty sequential be-
havior induced by stuck-opcn faults can be detected by applying 
special pattern sequences as described in [WuHe88]. 
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The high fault coverage is obtained without an expensive test 
pallem generation, optionally the number of necessary patterns 
can be reduced by some compaction techniques [McCJ84aJ. 
(AkerS.5J. Unfortunately a pseudo-exhaustive test is not appli-
cable, if a primary output depcoos 00 a very large number of 
primary inpUts. This problem is solved by cilcuit se~ntationI 
where essentially two techniques arc proposed: Sensitizing tech-
niques assign fixed values to some primary inputs, in order to 
sensitiu paths to some regions of the cireuit which arc exhaus-
tively tcsted [Udclg6), [McBoSI]. Hardware segmentation cuts 
some circuit lines logically during I test mode by some addi-
tional circuitty [McBoSll. 
In the presented approach, the hardware segmentation is sup-
poncd. A unifonn technique is presented integrating the scan 
design and the segmentation of the combinational nerwon:, in a 
similar way as proposed in (Bhat86). The authors of this paper 
propose to integnte LSSD-latches into the combinational net-
work, such that the" circuit function is not altered. But the system 
operation of the Muit is &lowed down, and they have to inte-
grate additional latches only for timing reasons. This leads to a 
considerable hardwarc-ovcrbcad. 
In the presented approach, we use special segmallation cells, 
which arc compatible with !he usual LSSD design styles. as e.g. 
the L 1!L2·-tcchnique, and which do not alter the system mode 
of the circuit in any way. Benefits are a less co:nwlex partitioning 
problem. lower hardwarc-ovcrhead.. and minimal drawbacks 
concerning the circuit speed. The cells are p1accd inlO the com-
binational I'ICtwOOt and can be used as pseudo-primary inputs or 
outputs. In order to minimize the hardware ovcmcad, several 
cell placement algorithms based on hill-climbing and simulated 
annealing techniques have been implemented. 
In the second soctioo of the paper, we discuss the dassical 
hardware segmentation techmques, sketch some rules of the 
LSSD-lOChnique and state some requirements the segmentation 
cells have to meet. The new cells are presented in mon: detail in 
section 3. Section 4 gives a graph-theoretic fonnulation of the 
cell placement ~em. Since this problem is np<omplere, we 
use some heunstics 10 obtain suboptimal soIorions by hill-
climbing algorithms. The a1,oriduns and results are discussed in 
section .5 . In order 10 validalC the quality ofthc obWood results a 
simulated annca1ing procedure bas been implemented addition-
ally. 
2. Classical Segmentation Tecbniques 
As the pseudo-exhaustive leSt in the classical sense is only ap-
plicable to combinational networks, a scan design is roandatOf}'. 
The classical LSSD-approacb puts some restrictions on tbe net· 
work, which arc sketched in this soction [EiWi77J. Finally, we 
investigate some drawbacks or the classical multiplexer parti-
tioning tecbniquc to these LSSO-requimnenlS. 
2.1. LSSD.lechniques 
A detailed descriprion of LSSD-rechniques is foond in survey 
papers [McCI84b] or rexrbooks [Fuji8S]. [McC1861. Therefore 
we only discuss rhc principles, which are of importance 10 rhe 
segmcnration cells proposed in section 3. For the sake of sim-
pliciry, we only describe the 2-phasc clock technique. BUllhe 
presented approach is compatible with a general LSSD-archi-
tecrure. The basic sfarage device is a hazard-free polarity.hold 
latch, which may be implemented by transmission gales as 
shown in figure 2. 
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Figure 2: Implementation of a polariry-l"Iold larch. 
This larch has Ihe <lara input 0 clocked by system·clock eLK, 
and the shift dara input SOl clocked by A. 
Design rules have fa guarantee a srable behavior of the circuir 
function. These rules are fuUilled ifforexample the circuil is or· 
ganiIed in a so-called LIfL.2·--configuration. Two non-over-
lapping system-clocks CLKl and a..K2 contrOl rwo disjoint 
seu of latches. The latches contrOlled by CLKI are called LJ -, 
and the latches contrOlled by CLK2 are called U·-Iarches. The 
combinational nelwork. is panitioned into twO disjoinl SCIS N I 
and N2, such that the Ll-latches receive their data from the NI-
network. bur they do no! give any data to Nl. Analo$ously. the 
L2·- latches receive the ir dara from N2, but do no! &lve data. to 
N2. Figure 3 shows the suucture of a circuit designed in 
LI(l2"·lCchniquc. 
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Heme J: LI/l..2"· technique. 
During test mode the latches arc combined to shifl register 
latches (SRLs) as shown in figure 4. All SRLs are inter-
connected into a scan path, which is controlled by the [W() non-
overtapping shift-clocks A and B. 
System dw. 0 I 
SySlem clock CLKI 
Shifl dllta SOl 
Shifl clock A 
SySItn\ data 02 
System clock CLK2 
Shift clock B 
SyStem data 
Shift dlltal 
SySICm data 
Figure 4: Shift register latcJJ within an LlfL.2·-configuration. 
There are programs reponed for checking a panilioning of the 
circuit according 10 these rules, and supporting the panitioning 
[GoFB77J. The rules are easily extended according to schemes 
of multiple cloc.l.::s. and any additional "design (or lestabiliIY"-
featurts !lave fa be compatible with these LSSD·rules. 
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2.2. Mul ti plexer partitioning 
One of the first papers deSCribing the design of pseudo-exhaus-
tively lestable clrcuils proposed mulliplexer partitioning 
(McBo8 1] . Figure S shows a partitioning into twO pans by 
multiplexers. 
M4 
FigUre 5: Multiplexer partitioning. 
During system operation, the I-inputs of the multiplexers arc 
sensitized, and the subcircuits 01 and 02 are connected.. During 
the test of 02. at MI and M3 the O-inputs are sensitized, and al 
M2 and M4 the I-inputs are activated. The: inverse contrOls teSl 
subcircuit 01 . This original technique has some disadvantages: 
I) There is a large overhead due 10 wiring, since Ihere arc 
multiple conlml lines for the multiplexers, and additional 
lines are necessary to control and observe lhe node itself. 
2) For every cut node, there are twO multiplexers within the 
data path. 
3) If several segmenls have to be leSled, a complex conlml or 
the multiplexers is required. Moreover the segments can not 
be tested in parallel, and the multiplexers arc noltested ex· 
haustively. 
4) Some layoul-depcndent faulls are ncx teSted. 1lIcse faults can 
only be detecled during the system mode. 
S) The inputs A, B, and the OUtpUIS C, D are latches in the 
LSSD design, where new dependences arc introduced. This 
may deslrOy a given panitioning according to Ihe LSSD 
rules. 
3. Segmentation cells 
The COlICCpt of segmentation cells integrates network parutioning 
and scan design. The cells are placed inco the combinational net-
work. where during system operation they are a simple con-
necting line. but during the test mode they are a latch within the 
scan path (fig. 6). 
SN 
Fjgure 6: Integrating segmenta.tion and scan design. 
The additional test circuilry should fulfill the following requiR-
ments: 
a) All faults within the segmentation cells an: detectable during 
the pseudo-exhauSlive test. 
b) The Iddition&IIilioon 1M. U minimized. 
c) There are DO serious impactl on the systaD behavKr of the 
circuit. 
'These ~uiremerlu are met by the segmentation cell of fig. 7 to 
I wide extent. Euentially theceU U 1 LI-Wch, and rwo of them 
form a LI/I.2e-coofigumioo. They may be pan ofa usual scan 
pooh. 
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Fimrc 7: Segmentation cell. 
Signal S detennines SyStem and lest modes. For S .. I, datl-in-
~t D and outpUt Q are clliectly connected During the \lest mode, 
If S . 0, the cell worts like a usualll1Ch within the scan path. 
The cell satisfies the Jotarrawion function like the rnultipinef 
solution. but avoids the mentioned disldvlllllges: 
I) Wlrl,..: 1bc sept)entltioo cells are members of the scan 
path, Ind they can be wired br. a suitable program, luto-
malicaUy after the design. regarcuess of theirordCf. This very 
hilh degree of freedom minimizes the overhead (see 
['g)584». 
2) Delli': Only the UIlIsmiuion ,lIe TI is member of the 
drotl path. in caurut 10 the multiplexer appr-oK:h. 
3) Cut,.",: For segmentation, only S :_ 0 is sel, and all 
cells are controlled by the same signal. 
4) Fllllli co,,"q«: Every pan of the data path D-Q is used 
durin, the test mode, and I pseudo-exhwstive lest is an 
exhlustive te5t of most fans of the se&JDCntation cdI. The 
syStem signal S Is eudy lested. since CLK and S are 
I)'tJ1lDCtric and directly aoce.s.dblc. 
5) LSSD-co"'plltlblllt,: ihe placement of the segmcrltation 
cells does not intrOduce Iny ne .... depeDdences of state vari· 
abies within the original circuit. For this reason a LSSD-
partitioning of a circuit remains valid after segmentation. But 
additionally thc segmentation cells have to be partitioned Ie-
c:.ord\JIg 10 the system clocks. too. In fe .... cases. this may re-
quire 1 double· latch configuration of the segmentation cells. 
4. A gl'llpll'lhtoretk rormuilition or the lecmenlatlon 
problem 
The additional COSII of a pseudo-exhaustive lest are direcdy 
measured by the. fUJuired number of sejpDCDtaDon cells. The 
number should be nunimal. but still ensunng a short test length. 
ThiJ is eJCpresscd by the followin, problem: 
Let e be a combinltional circuit. and kt te IN. Place a minimal 
set 0( $Cgmel'ltation cells. lOCh thai every node depends on al 
most t primary or pseudo-primary inputs. 
This problem can reprdcd U I graph-theoretic problem. In !he 
fotlowing a combinatlonal cireuit IS relJTCSCllred by an acyclic: 
directed &J'Iph G - (V ,E) with vertices V and edges E c y2. The 
vertices orG aJrrespond to the nocb of the circuil, and lhere is 
an edge (v ..... ) E E. if and only if node v is input of a piC with 
output ..... If a segmentation cell is built in a cirt:uit node. this can 
be modeled u a ~cutt of the c:ocrespollding vertex in G. Figure 8 
shows a circuit with segmentation cells and the correspondinl 
circuit graph. 
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Figw: 8: Circuit with 5Cgmentation cells and its ~on 
u directed graph. 
The cut of I vertex veV UIlIsfonru: G into I graph G{v); v is 
replaced by two ne .... vertices Vo and Vi. such that Vo represents 
an additional output and VI an additional input of !he circuit As 
illustrated in figure 9. Vo hu no suc:ces.son:. and its pIUlecesson 
are the predecessors of v . .... hereas Vi has no pmlecessors and 
ilS IUCCCssorsare the IUCCCS&On of v. 
6gw:9: CutofavenuveV. 
One easily verifies that for v ..... E V the CUts are independent of 
lheirorder. Thus for I SCI W :_ (WI .... ..... m)CV _ define the 
CUt orG along W u Gw :- (Vw.Ew) :. G( .... t1 ... ( .... m) · 
For a vertex VE V the natuni number d(v) dmoIcs the number of 
primary inputs which are connected 10 v by a path in G. With 
thiJ we can SllleOW- seg:meawion problem exactly: 
Probu". OCS (OptintoJ Clrcidt SegIMlUtUw,,): 
Let G :- (V.E) be an acyclie directed graph, and te IN. Is tbae a 
set WcV of the k.s; !VI luch that all vertices vcr; Vw in Ow :-
(Vw.Ew) have dependence level It most t. i. e. d(v) S t in Ow? 
For any cut along W. d(v) S t in Gw can be checked in nearly 
linear time. Generatin, and checking a1l21V1 CUts would take ex-
ponential effort. Unfortunately we cannoc expect In algorithm of 
I better worst case c:ocnplexil)': 
Tlteo,.,'" J: OCS is np-comp1eu: for t,. 2. 
A complex proof o( this theorem is found in [Bhat86]. I shorter 
reduction in (Hell90. Wu901. 
Since OCS Is np-c:omplete., we refrain from IooIdng for mi.nima.I 
solutions. but present some effic ient heuristics in the next 
section. 
5. HiII. Climblnl procedures 'or DeS 
In this section. we present an al,orithm (Of the optimal solution 
of OCS . Since it has an eJCponentiai worst-cue complexity. the 
algorithm is modified IOW&rds I hill-dUnbi.ng p-o:::c:durc deriving 
suboptimal solutions with hi,ber eff'.ciency. The resulu are 
compared with An_ al,crithm prnpoKd in [RoLa84J hiving a 
similar objective. OCS iJ an inJtanc:e of a JCncral combinatorial 
optimizin, pI'ObIe:m: 
CO (CombtNlliorilll Optimization): 
Lei S be I sel of states. SecS be I set of admissible states. 
and lelk: S ~ 1R be I cost function. Find an admissible stale 
ZE S;. with minimal costs k(Z) = min{k(X) I Xe ~.F. 
For ocs the SCI of Slates is ::; :'" $l(V), since every Z c V 
determines a cut. The admissible slates are !jI;. := IZE ~ I 
IrtveVz: d(v) :s:t in GzJ. The cost fuoction k: ~ -+ IR. k(Z) :'"' 
I Zl corresponds to the necessary number of segmentation cells. 
In addition to that we define a heuristic function h: S!; -+ IR to 
evaluate stalCS: 
h(Z); .. I. In(d(v», where V' ;= Ive Vzl dey) > t in GzJ , 
"V' 
This function is an estimation of the number of venices which 
have to be cut in addition 10 Z. We assume an enumeration 
<V1 •..• ,Vn> orv with Vj€pd(Vj)::::) i <j. 
A global optimal solution of OCS can be obtained by the 
procedure giob(G,t) for G := (V ,E), 
Proudwe glob(G.tJ: 
S ;s (<Vi . ..... Vik>lk:s; n, ij < ij.i1 is the SCI of aU ordered 
tupels instead of sets. :.;: is organiz.ed as a b"CC To. where the 
root ~ is the empty rupel, and the direct successors of Ze S are 
OO(Z) :- (<Vll' .. .• s~.v;.I.f> I Z - <Vip .. ..... ;..>, it < ilt+1 :s: nJ. 
We have 10 look for an admissible state having shonest distance 
to the root. Of COWW; W :'"' <Y\ •.•• • vn> is adntissible. and we 
set curnnl := n. We cany out a depth-rmt search within this 
tree, but never go deeper than aJrrent. IT we find a new admis-
sible state at depth k<n, we update aJrnnt :'" k. 
elltl-glob. 
The procedure glob provides all admissible stales of minimal 
costs. but it has an exponential worst case complexity. More 
efficiently problems of CO can be dealt with by hill-climbing 
procedures [Rich83]. A hill-climbing procedure for OCS based 
on a "divide-and-conquer"-principle can be buill using the follo-
wing concepts. 
Definition 1,' Lei 0 :_ (V.E) be a circuil graph, ve V and lei 
p(v) denOle the set of all predecessors of v. The COM C(v) of v 
is the subgraph C(v) := (p(v) u I vI, (p(v) u (v)2 A E). 
Definition 2: Let 0 := (V.E) be • circuit graph. and ~ IN. 
The first violalion fve V is the node fv=vj. where i :-
min{jl<l;vj»f.} . 
We construct a search graph S - (!i!;.g). where the nodes Ze S!:: 
-1P(V) define cuts. and an edge (Z\'zVE g exists if and only if 
a) fv e V\Zt is the rust violation in Gz t • and 
b) W c P(fv) is an optimal solution for OCS of the subgraph 
c(rv) in Gz t and Z2 := Z\uW 
The search is staned at ~ = 0 , and until an admissible state Z is 
reached, one branches from Z to a Z\ with (Z,Z1) e g and h(Zl) 
= minI hcZ) qz.i) e g I· 
Searching W c p(fv) in b) is done by the procedure glob. Let 
pd(v) be the set of direct successors of a venex v e V. Then W 
:_ pd(fv) and agr~nt := fpdEfv~ fonn a (sub-) optimal solution. 
Therefore the search space can be reduced drastically. 
A Cunher reduction of the search space is possible if not all 
optimal solutions for OCS in C(fv) ate taken into accounL 
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Definition 3: Let 0 := (V.E) be an acyclic directed graph. 
~ IN, and let $d(v) denote the set of direct successors for v e 
V. Morwver ~f fve V be the rrn;t violation in 0, and vep(Iv). 
X := (xe p(fv)llsd(x)1 > II. 
Y := lye p(fv)l (d(y);. t - fpdEfv~ + I) ,,(lpd(y)l > 1)1. 
There is a uniquely detennined path (v a: WO' ... ,,,%" :v·) of 
minimal length, such that 
V i<k: (Isd(ro;,)1 = 1) ,,(v· e Xu pd(fv) u U pd(y». 
,oV 
v· is called the plLIh1of'1i'ltJrd of v. 
Th~oretll 2: Let fv e V be the rmt violation in 0 and W := 
(Wl" . "WmJ C pf(fv) an optimal solution of OCS in C(fv), 
Then the push-forward W. := (wl., ... . wm·1 ofW is an opti-
mal solution, 100. 
Proof: Leflto the reader. 
This basic hill-climbing procedure is augmented by back-
tracking and by an additional rule. If a certain number of sub-
sequent SUile transitions did nOl reduce the heuristic h. one re-
turns to an earlier sUite Z and seleclS another successor ofZ. If 
this back-tracking also fails in an improvement. one jumps 10 
another stale U according 10 the fol.lowing rule: 
Let Z c V define a cut Oz :"" (YZ,EZ), let tv e Vz be the fml 
violation in OZ. LeI ve pd(fv) be selected such that dey) .. 
max dew). Jump to the state U :_ Z u (v). 
wepd{fv) 
This defines the complete hill -climbing procedure, having a 
worst-case complexity of O(zlpd(fyJt) . O(lvJ2). The segmentation 
algorithm named DC (divide and oooquer) has been implemented 
in PASCAL under the UNIX operation system. For reasons of 
comparison, an algorithm CMP based on the paper (RoLa841 
has been implemented. 100. Table I shows the required number 
of segmentation cells for the well·known benchmaIt circuits. 
e. ;;16 t-"'l!!: CruDt OC 
01" 27 
" 
20 44 
0199 • :w 
, 32 
,'80 19 34 14 .. 
c13SS • 20 
, 32 
<I'" 21 'I I' 53 a,lO 4S I'" 37 77 <3'" 87 138 
" 
lOS 
d31S 
" " " 
82 
<628' 93 \IS 
" 
74 
c7SS2 100 1\' 79 7S 
IiI2k.l;. Number of segmcntauon cells by DC andCMP. 
Although the divide and conquer algorithm does not completely 
neglect the global effects of a cut, the main emphasis is pUi on 
finding locally optimal solutions. Therefore it cannot be ex-
cluded that a proceeding only relying on a good global heuristic 
might come to better resullS. In order 10 investigate this question 
and 10 avoid the complexity of DC, the search tree is modified 
into 8':= E~.gDFI where an edge (Zt,Z2)e g' exists if and 
only if 
a) fv e V\Zt is the first violation in Gz1• and 
b) Z2 ;= Z\ u Iv·}. where ve p(rv) is a node of Vz\ with 
minimal h(Z1 u Iv)). 
This proceeding uses the faet, thai surely one of the prede-
cessors of the first violation must be CUI. and this may be a 
pushed-forward ven ex. This resuicts the search space, and a 
venex is cut minimizing the global heuristic. The algorithm 
called OL has a wom case complexity of O(Ipd(fv}l) .0(IVI2) . 
Table 2 $hows for OL and for DC the necessary number of cells 
and the computing time measured on a SUN 3/280 computer. 
t.-16 t.20 
cirruit 
01" 27 (4013) 27 (ll) 20 (6/9) 21 (30) 01" • (1()1J • (10) • (6) • (12) <880 I. rs) 16 (14) I' rs) 14 (/8) 
cl3SS • (7455) • (1l5) • (7423) • (99) I f~ 21 (6J26) 22 (/40) I' (6OBJ) 11 (349) 
,2670 4S (nU7) 33 (12)) 37 (3972) 29 (121) 
,3540 87 (1UJ8) 90 (8J8) 
" 
(1661) 
" 
(877) 
CS3 1S 52 (J96J7) 62 (41/) 42 (278/4) 46 (Jj()) 
c6288 93 WJ90) 98 f;~~ 6S ~;M9N~~ 70 (669'2) c1552 100 74316 111 1667 79 29379 85_ (;567) 
I.a.bk2;, Number of segmentallon cells and computing tune (m 
bnlCkets) in sec for the hill-c limbing procedures DC 
and 01.. 
An analysis of table 2 shows that only for the circuits c7sS2 and 
cS31S the faster global heuristic results in a distinct deterio-
ration. For the c267o.circuit even far better results are obtained. 
Table 3 gives an idea of the hardwarc-overhead required for 
segmentation. Column I denotes lhe necessary minimal number 
of segmentation cells for e - 20, column 2 giVC4 iu percentage 
in terms of primary- inputs. and the last column is tile perocntage 
of oodes to be cut. 
cilWit number p::rocnuge of p::rcc:wge of 
,'- IPrim.., ' ...... ,,-. 01" 20 55.5 10.2 01" • 22.0 3.7 <880 14 23.3 3.2 
c l 35S • 22.0 I.S II~ 11 S1.S I.. 
e2610 29 12.4 2.0 
,"'" 
" 
126.0 3.7 
c531S 42 23.6 1.7 
"" .. " 
203.0 2.7 
c7552 79 38.2 2.1 
lilt!lk..l;, Hardware-overhead for t. :, 20. 
A common problem of hill-climbing procedures is the occurcnce 
of local minima far apan from the global optimum. Such local. 
suboptimal solu tions have been reached by GL at circuits c6288 
and c7.s.s2 for t. .. 20. Therefore a simulated annealing algorithm 
has been implemented in order to validate the obtained solutions. 
It uies 10 make use of the specific problem SU\lCture as far as 
possible while preserving the necessary conditions for conver-
gence. A detailed description is found in [HeWu88]. 
Applying simulated annealing to the benchmark circuits we 
obtained the following results. Stlning with an initial stale of 
re latively high costs the algorithm came to results close to those 
of DC, but in no case there was an improvement of the best re-
sulls received by DC 01" OL respectively. For the c88O-circuit for 
example simulated annealing was staned with the result 
produced by CMP with COSts 34. The final state of the annealing 
procedure had costs 22. whereas DC resulted in costs 19. A 
detailed analysis of the annealing process for this ciJt:uil showed 
thai for smal l values of c still about I % of the generated tnnsi-
lions where accepted. But although transitions increasing the 
cost function were no longer a<:ccpted, a fwthc:r improvement of 
the result could not be achieved. 
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The behavior of thc anneal ing algorithm validates Inc fact. that 
the results obtained by the hiU-climbing algorithm are very close 
10 a global optima.! solution. On the other hand experiments with 
simulated annealing have shown. that $ood tailored heuristics 
often are superior to simulated annealing methods [NaSS86J. 
This stalemenl seems 10 be confumed by OUf e)(periments with 
the OCS problem. 
Co nclu sions 
Hardware and sofrwarc problems have been solved in order to 
implement a pscudo-e)(hauslive lest. Segmentation cells have 
been developed compalible 10 the usual LSSD-rules. Efficient 
segmentation algorithms have been proposed. resulting in a 
minimal number of nodes to be cut. Combining the hardware 
and the algorithms, a pse~Maustive 1tSl: can be implemented 
automatical ly al low additional cost.. 
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